Skip to content
Sign in
Artwork for Condor Currents
Condor Currents · Yesterday

FORGE: Procedural Weight Generation for Sparse MoE Inference

## Episode Summary In this episode, we cover: - **FORGE: Procedural Weight Generation for Sparse MoE Inference** (arXiv) - **AlignPred: Error-Controlled KV Cache Compression via Alignment and Predictive Coding** (arXiv) - **Deja Vu: A Brief History of Every Mac CPU Architecture - How-To Geek** (google_arch) - **Design Conductor: An agent autonomously builds a 1.5 GHz Linux-capable RISC-V CPU - alphaXiv** (google_riscv) - **Efinix Announces New Sapphire RV64 SoC, Bringing 64-Bit RISC-V Performance to Embedded FPGA Designs - Embedded Computing Design** (google_riscv) --- *Sponsored by Ada, Ago Consulting, and Zen Semiconductor*

0:00Duration unknown
Play in

transcript

No transcript — this publisher did not publish one.

show notes

## Episode Summary
In this episode, we cover:
- **FORGE: Procedural Weight Generation for Sparse MoE Inference** (arXiv)
- **AlignPred: Error-Controlled KV Cache Compression via Alignment and Predictive Coding** (arXiv)
- **Deja Vu: A Brief History of Every Mac CPU Architecture - How-To Geek** (google_arch)
- **Design Conductor: An agent autonomously builds a 1.5 GHz Linux-capable RISC-V CPU - alphaXiv** (google_riscv)
- **Efinix Announces New Sapphire RV64 SoC, Bringing 64-Bit RISC-V Performance to Embedded FPGA Designs - Embedded Computing Design** (google_riscv)
---
*Sponsored by Ada, Ago Consulting, and Zen Semiconductor*

more episodes

All episodes